This paper presents a new approach on identifying functionally untestable transition faults in non-scan sequential circuits. We formulate a new dominance relationship for transition faults and use it to identify more sequentially untestable transition faults. The proposed method consists of two phases: first, a large number of functionally untestable transition faults is identified by a fault-independent sequential Iogic implications implicitly crossing multiple time-frames, and the identified untestable faults are classified into three conflict categories. Next, additional functionally untestable transition faults are identified by dominance relationships from the previous identified untestable transition faults. The experimental results for ISCAS89 sequential benchmark circuits showed that our approach can quickly identify many more functionally untestable transition faults than previously reported.
Introduction
Higher clock rate, shrinking geometries, increasing metal density, etc. introduce various defects that stuck-at tests cannot screen out. Therefore, delay fault testing, which verifies that the CUT operate correctly at desired speed, is becoming a necessity to maintain the product quality level. However, (non-scan) functional delay testing can be impractical for large circuits in that large test sets may be required to achieve a desirable fault coverage. As a result, at-speed AC scan testing has been widely used in the industry to detect delay-induced defects. Compared to functional testing, scan-based testing for delay faults can decrease the overall ATPG coinpiexity and cost, since both controllability and observability on the flipRops are enhanced. However, some of the functionally untestable faults which do not impair the normal operation of the circuit may become testable in scan testing [l] . This scenario is known as overtesting and may result in yield loss [2] . Unfortunately, identifying the functionally untestable transition faults in large-scale sequential circuit *research conducted at Virginia Tech, and supported in part by NSF grants 0196470,0305881, and an Intel grmt can be prohibitively expensive, because it is of the same complexity as sequential ATPG, which is of exponential complexity in terms of the size of the circuit.
For delay faults, several approaches have been proposed on the identification of functionally untestable delay faults. In [3] , a general delay fault model, which allows the delay faults to persist for many cycles, is introduced, and aIgorithms are developed to identify redundancies of arbitrary size. In [4], a path-independent implication-based approach is proposed for identifying non-robust untestabIe path delay faults in combinational circuits. Additional general implication-based algorithms are given in [5] [6] . Therefore, we will assume the delay defect size is shorter than one clock cycle in this paper. In this paper, we present a new approach on identifying functionally untestable transition faults in non-scan sequential circuits. The proposed method consists of two phases: first, a large number of functionally untestable transition faults is quickly identified by using a faultindependent logic implications implicitly crossing multiple time-frames and classified into three conflict categories. Then, the technique identifies additional functionally untestable transition faults by finding the dominated fault sets on the previous identified untestable transition faults. The experimental results for ISCAS89 sequential benchmark circuits showed that our approach can identify many more functionally untestable transition faults than the implication-based method and a ATPG-based method previously reported.
The rest of the paper is organized as follows. Section 2 reviews the logic implication and fault dominance, which will be used in the rest of paper. Section 3 describes our proposed two-phase approach for identifying functionally untestable transition faults in sequential circuits.
Section 4 gives our experimental results on ISCASX9 benchmark circuits and compares it with the implicationbased method and another ATPG-based identification approach. Finally, Section 5 concludes the paper.
Preliminaries

Static Logic Implication
Static logic implication (also called static learning) is a procedure which performs implications on both value assignment (0 and 1) for each node in the circuit. Since the effectiveness of implication-based untestable fault identification highly depends on the completeness of the implications learned, it is critical to have a large set of implications for individual gates in the circuit. A number of techniques have been reported on implication computation. In [9] , a 16-value logic algebra and deduction list method was proposed to determine necessary node assignments in ATPG 
impl[a, U , t]: the implication set of assigning logic
4. ah: the stuck-at-v fault on gate a.
We will use Figure 1 to illustrate the direct implication, indirect implication and extended backward implication. Without loss of generality, we will look at the impl[g,lI. process is continued for all gates. Applying transitive law to the implications learned, the complete set of direct implications associated with g = 1 is: 01 could not imply anything on node k individually, when combined they can imply [k, 11. This is an indirect implication which is learned through logic simulation. [Is, 1 1 will be added into the implication list for [g, 13, [k,11) 
Extended Backward Implication
Finally, extended backward implications apply to unjustified gates in the implication list. In our example, gate e is an unjustified gate, since the output signal of e is specified as 1 ([e, l]), but none of its inputs (i.e., a, b) was specified. Thus, e is a candidate for the application of extended backward implication.
To compute extended implications on gate e, first, one of the unspecified inputs (gate a) is set to logic value 1, we simulate These implications are stored in a compact implication graph as shown in Figure 2 , where each node corresponds to a circuit node assignment [gate=valuel, each directed edge denotes an implication and the weight OR the edge represents the relative time-frame associated with the implication. 
Fault Dominance
If a fault f dominates g in the combinational portion of a circuit, then any test t that detects g will also detect f (Tg C T f ) [14] . Knowing this, we can also make the following observation: if f is untestable, then g must be untestable as well. Otherwise, there must be at least one test that can detect both faults g and f. Furthermore, if both faults f and g dominate each other, then we say these two faults are equivalent.
Our Approach
In this section, we describe our proposed method that consists of two phases.
Phase 1: Untestable Transition Fault
In Phase 1, the algorithm similar to [IS, 161 is used, which identifies a set of untestable stuck-at faults that requires conflicting value assignment for detection in a circuit. However, unlike [15, 161, where implications did not span multiple times, our method computes sequential implications quickly without explicit unrolting of the circuit. Unlike FIRES that considers only single-line-conflict scenario, our proposed transition implication engine maximizes the local conflicting assignment in the circuit and extends it to transition fault model.
In [15, 161, two sets of faults, seto and set1 are cornputed with respect to a given node n: 
Identification with Static Implications
seti=set of faults that require [n,il as a necessary condition for excitation or propagation.
TI, C T l f .
We will use the circuit in Figure 3 The algorithms explained above were implemented in C++. ExperimentaI data are collected for non-scan IS-CAS89 sequential benchmark circuits, on a 2.0GWz Pentium 4 with 512 MB of memory, running the Linux Operating System. The result of our proposed two-phase procedure on ISCAS 89 benchmark circuits are reported in Table 1 , For each circuit, we first give the number of transition faults in the circuit. Next, we show the number of functionally untestable transition faults identified in Phase 1. In column 4-7, we report the number of sequentially uninitializable transition faults, sequentially uncapturable transition faults, sequentially constrained transition faults and total number of functionally untestable transition faults identified by our proposed approach, respectively. Next, column 7ime reports the corresponding CPU execution time for Phase 2 procedure.
From this table, many additional functionally untestable transition faults have been identified using our approach with very little computational effort. For example, in circuit s386, the implication-only algorithm in Phase 1 identified 195 untestahle transition faults, and Phase 2 found 91 additional untestable ones, making a total of 286 fauIts identified as untestable, in only 0.02 second extra execution time. The number of additional functionally untestable transition faults identified in large sequential circuits (except for ~35932) could be significant. For example, in s38417r, the implication-based technique found 6434 functionally untestable transition faults, while the proposed method identified totally 7 106, which is 672 more, in only 12 seconds. For ~35932, since the implication-based procedure already identified all the functionally untestable transition faults, no additional faults could be identified by the new technique. Overall, the proposed two-phase approach improve the number of identified functionally untestable transition faults by 5.8% over the implication-based method in less than 1 minutes totally.
In Table 2 , we compare our results with the implication-based method and a ATPG-based approach [6] for some of the large ISCAS89 benchmark circuits. After the first two columns for circuit name and number of transition faults in the circuit, we report the number of untestable transition faults identified by Chen etc. in [SI, using a ATPG-based scheme. Then, we give the number of untestable ones identified by implications only and our new technique, respectively. In the last column, we show the percentage improvement our approach has over the ATPG-based method.
For three circuits (~1238, sl4S8 and s1494) out of the 13 large benchmark circuits, the ATPG-based method [6] performed better. In all the other cases, our proposed technique identified more functionally untestable transition faults than the other two methods. For example, in 'circuit s384I7r, ourtechnique identified 7106 functionally untestable transition faults, which is more than twice of 3075, the number of untestable transition faults identified in [6] . Overall, our new approach identified 43% more functionally untestable transition faults than the ATPG- 
Conclusions
In this paper, we have presented a new approach on identifying functionally untestable transition faults in non-scan sequential circuits. We formulate a new dominance relationship for transition faults and use it to help us identify more untestable transition faults. The proposed technique consists of two phases: first, a large number of functionally untestable transition faults was identified by using the fault-independent logic implications implicitly crossing multiple time-frames and classified into three categories according to the sequential constraint on their initialization and capture requirement. Then, additional functionally untestable transition faults were identified by finding the dominated fault sets on the identified untestable transition faults. The experimental results for ISCAS89 sequential benchmark circuits showed that the proposed two-phase approach identified 5.8% more functionally untestable faults than implication-based method and 43% over the ATPG-based approach previously reported.
